Ultra Low Energy Design Exploration of Digital Decimation Filters in 65 nm Dual-VT CMOS in the Sub-VT Domain
Author
Summary, in English
This paper presents an analysis of energy dissipation of a decimation filter chain of four half band digital (HBD) filters operated in the sub-threshold (sub-VT) region with throughput constraints. To combat speed degradation due to scaling of supply voltage, various HBD filters are implemented as unfolded structures. The designs are synthesized in 65 nm CMOS technology with low-power and three threshold options, both as single-VT and as dual-VT. A sub-VT energy
model is applied to characterize the designs in the sub-VT domain. Simulation results show that
the unfolded by 2 and 4 architectures are the most energy efficient for throughput requirements between 250 ksamples/s, and 2Msamples/s. By the selection of optimum architectures and standard cells, at the required throughput the simulated minimum energy dissipation for the required throughput per output sample is 164 fJ and 205 fJ, with single supply voltage of 260mV.
model is applied to characterize the designs in the sub-VT domain. Simulation results show that
the unfolded by 2 and 4 architectures are the most energy efficient for throughput requirements between 250 ksamples/s, and 2Msamples/s. By the selection of optimum architectures and standard cells, at the required throughput the simulated minimum energy dissipation for the required throughput per output sample is 164 fJ and 205 fJ, with single supply voltage of 260mV.
Department/s
Publishing year
2013
Language
English
Pages
494-504
Publication/Series
Microprocessors and Microsystems
Volume
37
Issue
4-5
Document type
Journal article
Publisher
Elsevier
Topic
- Electrical Engineering, Electronic Engineering, Information Engineering
Keywords
- Energy dissipation
- Ultra Low Power
- Decimation filters
- Half band filters
- 65 nm
- Sub-threshold
- CMOS
- Unfolding
- Wireless devices
- Implantable devices.
Status
Published
Project
- EIT_UPD Wireless Communication for Ultra Portable Devices
Research group
- Digital ASIC
ISBN/ISSN/Other
- ISSN: 0141-9331