The browser you are using is not supported by this website. All versions of Internet Explorer are no longer supported, either by us or Microsoft (read more here: https://www.microsoft.com/en-us/microsoft-365/windows/end-of-ie-support).

Please use a modern browser to fully experience our website, such as the newest versions of Edge, Chrome, Firefox or Safari etc.

The SystemJ approach to system-level design

På svenska

Author

Summary, in English

In this paper, we propose a new system-level design language, called SystemJ. It extends Java with synchronous reactive features present in Esterel and asynchronous constructs suitable for modelling globally asynchronous locally synchronous systems. The strength of SystemJ comes from its ability to offer the data processing and encapsulation elegance of Java, Esterel-like reactivity and synchrony, and the asynchronous de-coupling of CSP all within the Java framework. Using standard Java environments, for specification and modelling, or specialised reactive embedded processors, for high performance implementation, the SystemJ design flow is extremely versatile. With the increasing attention that Java gets in embedded systems, SystemJ comes to address data and control, software and hardware, modelling and implementation in a unified manner.

Publishing year

2006

Language

English

Pages

149-158

Publication/Series

[Host publication title missing]

Document type

Conference paper

Publisher

IEEE - Institute of Electrical and Electronics Engineers Inc.

Topic

  • Computer Science

Keywords

  • SystemJ approach
  • globally asynchronous locally synchronous systems
  • standard Java environment
  • Esterel
  • system-level design language
  • specialised reactive embedded processors

Conference name

Formal Methods and Models for Co-Design (MEMOCODE)

Conference date

0001-01-02

Status

Published

Research group

  • ESDLAB

ISBN/ISSN/Other

  • ISBN: 1-4244-0421-5