The browser you are using is not supported by this website. All versions of Internet Explorer are no longer supported, either by us or Microsoft (read more here: https://www.microsoft.com/en-us/microsoft-365/windows/end-of-ie-support).

Please use a modern browser to fully experience our website, such as the newest versions of Edge, Chrome, Firefox or Safari etc.

A 1 GHz CMOS current-folded direct digital RF quadrature modulator

På svenska

Author

  • Zhou Yijun
  • Jiren Yuan

Summary, in English

This paper describes a CMOS current-folded direct digital RF quadrature modulator, which uses two 10-bit linear interpolation current steering digital-to-analog converters (DACs) and two current-folded double-balanced mixers. The attenuation of the DAC image components is significantly increased with linear interpolation, and the reconstruction filter is therefore eliminated. The DAC baseband differential current signals are fed to the mixer by current-folded structures, which realize the low voltage design and improve the linearity of the modulated RF signal. The chip has been implemented with a 0.35 /spl mu/m, double-poly and triple-metal CMOS process.

Publishing year

2005

Language

English

Pages

25-28

Publication/Series

Digest of Papers. 2005 IEEE Radio Frequency integrated Circuits (RFIC) Symposium.

Document type

Conference paper

Topic

  • Electrical Engineering, Electronic Engineering, Information Engineering

Keywords

  • CMOS integrated circuits
  • digital-analogue conversion
  • UHF mixers
  • interpolation
  • modulators
  • UHF integrated circuits

Conference name

IEEE Radio Frequency integrated Circuits (RFIC) Symposium.

Conference date

2005-06-12 - 2005-06-14

Status

Published

ISBN/ISSN/Other

  • ISSN: 1529-2517
  • ISBN: 0-7803-8983-2