The browser you are using is not supported by this website. All versions of Internet Explorer are no longer supported, either by us or Microsoft (read more here: https://www.microsoft.com/en-us/microsoft-365/windows/end-of-ie-support).

Please use a modern browser to fully experience our website, such as the newest versions of Edge, Chrome, Firefox or Safari etc.

Harmonic Rejection Mixer at ADC Input for Complex IF Dual Carrier Receiver Architecture

Author

Summary, in English

This paper presents a receiver architecture for intraband

dual-carrier reception as specified for the upcoming

releases of 3GPP WCDMA and LTE standards. It is based on a

time-discrete harmonic rejection complex-IF mixer to limit the

bandwidth requirements on the ADCs to that of a single carrier.

The mixer has been designed and fabricated together with a 3rd

order continuous-time (CT) delta-sigma ADC for proof-of-concept

evaluation. Measurements show at least 68dB

rejection at 2nd to 4th LO harmonic.

Publishing year

2012

Language

English

Pages

265-268

Publication/Series

Radio Frequency Integrated Circuits Symposium (RFIC), 2012

Document type

Conference paper

Publisher

IEEE - Institute of Electrical and Electronics Engineers Inc.

Topic

  • Electrical Engineering, Electronic Engineering, Information Engineering

Conference name

IEEE International Symposium on RF Integrated Circuits (RFIC)

Conference date

2012-05-20 - 2012-05-23

Conference place

Montreal, Canada

Status

Published

Research group

  • Data converters & RF
  • Analog RF
  • Elektronikkonstruktion

ISBN/ISSN/Other

  • ISBN: 978-1-4673-0415-3