The browser you are using is not supported by this website. All versions of Internet Explorer are no longer supported, either by us or Microsoft (read more here: https://www.microsoft.com/en-us/microsoft-365/windows/end-of-ie-support).

Please use a modern browser to fully experience our website, such as the newest versions of Edge, Chrome, Firefox or Safari etc.

Heterostructure Barriers in Wrap Gated Nanowire FETs

På svenska

Author

Publishing year

2008

Language

English

Pages

981-983

Publication/Series

IEEE Electron Device Letters

Volume

29

Issue

9

Document type

Journal article

Publisher

IEEE - Institute of Electrical and Electronics Engineers Inc.

Topic

  • Condensed Matter Physics
  • Electrical Engineering, Electronic Engineering, Information Engineering

Status

Published

Research group

  • Nano

ISBN/ISSN/Other

  • ISSN: 0741-3106