The browser you are using is not supported by this website. All versions of Internet Explorer are no longer supported, either by us or Microsoft (read more here: https://www.microsoft.com/en-us/microsoft-365/windows/end-of-ie-support).

Please use a modern browser to fully experience our website, such as the newest versions of Edge, Chrome, Firefox or Safari etc.

Selective Channelization on an SDR Platform for LTE-A Carrier Aggregation.

Author

  • Isael Diaz
  • Rodolfo Torrea-Duran
  • Sofie Pollin
  • Liesbet Van der Perre
  • Viktor Öwall

Summary, in English

The total transmission bandwidth and component

carrier aggregation proposed by LTE-Advanced, sets a new

challenge to the design of terminals. This article presents a way

to assure terminals cope with the large bandwidth in an efficient

manner. Various filtering methods are explored showing that an

SDR architecture, such as ADRES (Architecture for Dynamically

Reconfigurable Embedded Systems), is suitable for dynamic

adaptation of filtering methods as function of the aggregation

scheme and the individual bandwidth assigned to each terminal.

This method is able to reduce the processing load by 70%

for LTE-A with legacy support and possibly higher reduction

when LTE legacy is not supported. Simulations conclude that the

performance loss derived from the proposed method is marginal

with no negative repercussion on the posterior baseband stages.

Publishing year

2012

Language

English

Pages

316-319

Publication/Series

19th IEEE International Conference on Electronics, Circuits and Systems (ICECS), 2012

Document type

Conference paper

Publisher

IEEE - Institute of Electrical and Electronics Engineers Inc.

Topic

  • Electrical Engineering, Electronic Engineering, Information Engineering

Keywords

  • LTE-A
  • Component Carrier Aggregation
  • Fil- tering
  • Channelization
  • ADRES
  • Software Defined Radio
  • SDR.

Conference name

International Conference on Electronics, Circuits, and Systems (ICECS)

Conference date

2012-12-09 - 2012-12-10

Conference place

Seville, Spain

Status

Published

Project

  • EIT_SOS VINNOVA Industrial Excellence Center - System Design on Silicon

Research group

  • Digital ASIC

ISBN/ISSN/Other

  • ISBN: 978-1-4673-1261-5