The browser you are using is not supported by this website. All versions of Internet Explorer are no longer supported, either by us or Microsoft (read more here: https://www.microsoft.com/en-us/microsoft-365/windows/end-of-ie-support).

Please use a modern browser to fully experience our website, such as the newest versions of Edge, Chrome, Firefox or Safari etc.

A custom image convolution DSP with a sustained calculation capacity of >1 GMAC/s and low I/O bandwidth

På svenska

Author

Summary, in English

A customized processor for real time image convolution has been designed to increase the performance of an instrument for automated cereal grain quality assessment. Image convolution requires an extensive amount of calculation capacity and a corresponding amount of data transfers, hard to achieve with standard processors in real time. Therefore, a tailored architecture with a streamlined dataflow has been developed with emphasis on a system design perspective. The designed processor has a sustained calculation capacity of >1 GMAC/s and on-chip line buffers reduce the amount of external data transfers. Hence, the complexity of the designed processor has been increased to gain a lower complexity of the complete system. To achieve powerful and versatile filtering the size of the programmable kernel functions have been maximized to 15 × 15.

Publishing year

1999

Language

English

Pages

335-349

Publication/Series

Journal of VLSI Signal Processing

Volume

23

Issue

2-3

Document type

Journal article

Publisher

Springer

Topic

  • Electrical Engineering, Electronic Engineering, Information Engineering

Status

Published

ISBN/ISSN/Other

  • ISSN: 0922-5773