The browser you are using is not supported by this website. All versions of Internet Explorer are no longer supported, either by us or Microsoft (read more here: https://www.microsoft.com/en-us/microsoft-365/windows/end-of-ie-support).

Please use a modern browser to fully experience our website, such as the newest versions of Edge, Chrome, Firefox or Safari etc.

Single input current-sensing differential logic (SCSDL)

Author

  • Roland Strandberg
  • Jiren Yuan

Summary, in English

A new novel single input current-sensing differential logic (SCSDL) is proposed. The SCSDL is flexible-in particular high input Boolean logic functions can be implemented with low complexity, area consumption, time delay, and power consumption. The first part of the area saving comes from the remarkable reduction of wiring; the other part comes from the very low number of transistors needed to implement a complex Boolean function, compared with other types of logic (e.g. CRDL, CSDL, DCVSL, static logic). Since this logic relies on comparison of currents in two branches, mismatch could ruin the function. The yield of the logic is good for a high performance process referred to mismatch.

Publishing year

2000

Language

English

Pages

764-767

Publication/Series

Proceedings of 2000 IEEE International Symposium on Circuits and Systems

Volume

1

Document type

Conference paper

Topic

  • Electrical Engineering, Electronic Engineering, Information Engineering

Conference name

IEEE International Symposium on Circuits and Systems (ISCAS), 2000

Conference date

2000-05-28 - 2000-05-31

Conference place

Geneva, Switzerland

Status

Published

ISBN/ISSN/Other

  • ISBN: 0-7803-5482-6