The browser you are using is not supported by this website. All versions of Internet Explorer are no longer supported, either by us or Microsoft (read more here: https://www.microsoft.com/en-us/microsoft-365/windows/end-of-ie-support).

Please use a modern browser to fully experience our website, such as the newest versions of Edge, Chrome, Firefox or Safari etc.

Fast CMOS nonbinary divider and counter

Author

  • Jiren Yuan
  • Christer Svensson

Summary, in English

A new kind of nonbinary CMOS divider and counter is presented. The divider directly gives a nonbinary dividing ratio without any decoder and, therefore, no speed degradation. They can be directly cascaded to form a nonbinary ripple chain and can be programmable. The principle is particularly useful for a nonbinary prescaler. A synchronous nonbinary counter using this principle is also presented. Simulations show that, in a 1.0 mu m CMOS process, the nonbinary divider and its ripple chain can work up to 1.2 GHz.

Publishing year

1993

Language

English

Pages

1222-1223

Publication/Series

Electronics Letters

Volume

29

Issue

13

Document type

Journal article

Publisher

IEE

Topic

  • Electrical Engineering, Electronic Engineering, Information Engineering

Status

Published

ISBN/ISSN/Other

  • ISSN: 1350-911X