The browser you are using is not supported by this website. All versions of Internet Explorer are no longer supported, either by us or Microsoft (read more here: https://www.microsoft.com/en-us/microsoft-365/windows/end-of-ie-support).

Please use a modern browser to fully experience our website, such as the newest versions of Edge, Chrome, Firefox or Safari etc.

System-on-Chip Test Parallelization Under Power Constraints

På svenska

Author

Publishing year

2001

Language

English

Document type

Other

Publisher

European Test Workshop

Topic

  • Electrical Engineering, Electronic Engineering, Information Engineering

Keywords

  • test parallelization
  • scan-chain
  • test conflicts

Status

Published