The browser you are using is not supported by this website. All versions of Internet Explorer are no longer supported, either by us or Microsoft (read more here: https://www.microsoft.com/en-us/microsoft-365/windows/end-of-ie-support).

Please use a modern browser to fully experience our website, such as the newest versions of Edge, Chrome, Firefox or Safari etc.

Power Reduction in Custom CMOS Digital Filter Structures

På svenska

Author

  • Pontus Åström
  • Peter Nilsson
  • Mats Torkelson

Summary, in English

Today the main optimization parameter of digital filters is the filter order. By the aid of two implemented filters we will show that both power and speed can be enhanced if the optimization effort is made on reducing the filter coefficient lengths rather than minimizing the order. Both filters have been designed from the same specification, one as a standard minimum order filter, the other as a filter with short coefficients found by a computer search. The minimum order filter is of order three with seven bits long coefficients. The coefficient optimized filter is of order six with two bits long coefficients. Both filters were implemented with bit-serial fixed coefficient arithmetic in two's complement representation in a 0.8µ, two metal layers CMOS process. Measurements show an eightfold speedup at half the power consumption and only 30% area cost for the coefficient optimized filter.

Publishing year

1999

Language

English

Pages

97-105

Publication/Series

Analog Integrated Circuits and Signal Processing

Volume

18

Issue

1

Document type

Journal article

Publisher

Springer

Topic

  • Electrical Engineering, Electronic Engineering, Information Engineering

Keywords

  • full custom design
  • lattice wave digital structure
  • digital filter
  • low power
  • coefficient optimization
  • baseband filter

Status

Published

Research group

  • Elektronikkonstruktion

ISBN/ISSN/Other

  • ISSN: 0925-1030