The browser you are using is not supported by this website. All versions of Internet Explorer are no longer supported, either by us or Microsoft (read more here: https://www.microsoft.com/en-us/microsoft-365/windows/end-of-ie-support).

Please use a modern browser to fully experience our website, such as the newest versions of Edge, Chrome, Firefox or Safari etc.

On Minimization of Peak Power for Scan Circuit during Test

Author

  • Jaynarayan T. Tudu
  • Erik Larsson
  • Virendra Singh
  • Vishwani Agrawal

Summary, in English

Scan circuit generally causes excessive switching activity compared to normal circuit operation. The higher switching activity in turn causes higher peak power supply current which results into supply voltage droop and eventually yield loss. This paper proposes an efficient methodology for test vector re-ordering to achieve minimum peak power supported by the given test vector set. The proposed methodology also minimizes average power under the minimum peak power constraint. A methodology to further reduce the peak power, below the minimum supported peak power, by inclusion of minimum additional vectors is also discussed. The paper defines the lower bound on peak power for a given test set. The results on several benchmarks shows that it can reduce peak power by up to 27%.

Publishing year

2009

Language

English

Pages

25-30

Publication/Series

2009 14th IEEE European Test Symposium

Document type

Conference paper

Topic

  • Electrical Engineering, Electronic Engineering, Information Engineering

Conference name

European Test Symposium, ETS 2009

Conference date

2009-05-25 - 2009-05-29

Conference place

Sevilla, Spain

Status

Published

ISBN/ISSN/Other

  • ISBN: 978-0-7695-3703-0