A Digitally Controlled Low-Power Clock Multiplier for Globally Asynchronous Locally Synchronous Designs

Summary, in English

Partitioning large high-speed globally synchronous ASICs into locally clocked blocks reduces clock skew problems and if handled correctly it also reduces the power consumption. However, to achieve these positive effects, the blocks need on-chip clock generators having properties such as small area and low power consumption. Therefore, a low power, high frequency, small area digitally controlled on-chip clock generator is designed and fabricated using a 0.35 μm process. The clock generator delivers up to 1.15 GHz at 3.3 V supply voltage. At 1 V supply voltage, it delivers up to 92 MHz while consuming 0.16 mW

• Author: Thomas Olsson; Peter Nilsson; Thomas Meincke; Ahmed Hemani; Mats Torkelson
• Department/s: Departments at LTH; Department of Electrical and Information Technology
• Publishing year: 2000
• Language: English
• Pages: 13-16
• Publication/Series: The 2000 IEEE International Symposium on Circuits and Systems. Proceedings.
• Volume: 3
• Document type: Conference paper
• Topic: Electrical Engineering, Electronic Engineering, Information Engineering
• Keywords: low-power electronics; application specific integrated circuits; clocks; pulse generators; multiplying circuits
• Conference name: IEEE International Symposium on Circuits and Systems (ISCAS), 2000
• Conference date: 2000-05-28 - 2000-05-31
• Conference place: Geneva, Switzerland
• Status: Published
• Research group: Elektronikkonstruktion
• ISBN/ISSN/Other: ISBN: 0-7803-5482-6