An Efficient Approach to SoC Wrapper Design, TAM Configuration and Test Scheduling

Summary, in English

Test application time and core accessibility are two major issues in System-On-Chip (SOC) testing. The test application time must be minimised, and a test access mechanism (TAM) must be developed to transport test data to and from the cores. In this paper we present an approach to design a test interface (wrapper) at core level taking into account the P1500 restrictions, and to design a TAM architecture and its associated test schedule using a fast and efficient heuristic. A useful and new feature of our approach is that it supports also the testing of interconnections while considering power dissipation, test conflicts and precedence constraints. Another feature of our approach is that the TAM is designed with a central bus architecture, which is a generalisation of the TestBus architecture. The advantages and drawbacks of our approach are discussed, and the proposed architecture and heuristic are validated with experiments.

• Author: Julien Pouget; Erik Larsson; Zebo Peng; Marie-Lise Flottes; Bruno Rouzeyre
• Publishing year: 2003
• Language: English
• Pages: 51-56
• Publication/Series: [Host publication title missing]
• Links: http://dx.doi.org/10.1109/ETW.2003.1231668
• Document type: Conference paper
• Publisher: IEEE - Institute of Electrical and Electronics Engineers Inc.
• Topic: Electrical Engineering, Electronic Engineering, Information Engineering
• Keywords: test application time; system-on-chip; SOC; wrapper; test access mechanism; TAM; P1500 restrictions; TestBus architecture; test conflicts
• Conference name: IEEE European Test Workshop 2003 ETW03
• Conference date: 2003-05-25 - 2003-05-28
• Conference place: Maastricht, Netherlands
• Status: Published
• ISBN/ISSN/Other: ISSN: 1530-1877; ISBN: 0-7695-1908-3