The browser you are using is not supported by this website. All versions of Internet Explorer are no longer supported, either by us or Microsoft (read more here: https://www.microsoft.com/en-us/microsoft-365/windows/end-of-ie-support).

Please use a modern browser to fully experience our website, such as the newest versions of Edge, Chrome, Firefox or Safari etc.

Energy Efficient MIMO Channel Pre-processor Using a Low Complexity On-Line Update Scheme

Author

Summary, in English

This paper presents a low-complexity energy efficient channel pre-processing update scheme, targeting the emerging 3GPP long term evolution advanced (LTE-A) downlink. Upon channel matrix renewals, the number of explicit QR decompositions (QRD) and channel matrix inversions are reduced since only the upper triangular matrices R and R^-1 are updated, based on an on-line update decision mechanism. The proposed channel pre-processing updater has been designed as a dedicated unit in a 65nm CMOS technology, resulting in a core area of 0.242mm2 (equivalent gate count of 116K). Running at a 330MHz clock, each QRD or R^-1 update consumes 4 or 2 times less energy compared to one exact state-of-the-art QRD in open literature.

Topic

  • Electrical Engineering, Electronic Engineering, Information Engineering

Keywords

  • Channel pre-processing
  • QR decomposition
  • MIMO
  • QR update

Conference name

Norchip conference, 2012

Conference date

2012-11-12 - 2012-11-13

Conference place

Copenhagen, Denmark

Status

Published

Project

  • High Performance Embedded Computing
  • EIT_SOS VINNOVA Industrial Excellence Center - System Design on Silicon

Research group

  • Digital ASIC