The browser you are using is not supported by this website. All versions of Internet Explorer are no longer supported, either by us or Microsoft (read more here: https://www.microsoft.com/en-us/microsoft-365/windows/end-of-ie-support).

Please use a modern browser to fully experience our website, such as the newest versions of Edge, Chrome, Firefox or Safari etc.

Multiple Constraints Driven System-on-Chip Test Time Optimization

På svenska

Author

Summary, in English

The cost oftesting SOCs (systems-on-chip) is highly related to the testapplication time. The problem is that the test application timeincreases as the technology makes it possible to design highlycomplex chips. These complex chips include a high number of faultsites, which need a high test data volume for testing, and the hightest data volume leads to long test application times. For modularcore-based SOCs where each module has its distinct tests,concurrent application of the tests can reduce the test applicationtime dramatically, as compared to sequential application. However,when concurrent testing is used, resource conflicts and constraintsmust be considered. In this paper, we propose a test schedulingtechnique with the objective to minimize the test application timewhile considering multiple conflicts. The conflicts we areconsidering are due to cross-core testing (testing ofinterconnections between cores), module testing with multiple testsets, hierarchical conflicts in SOCs where cores are embedded incores, the sharing of the TAM (test access mechanism), test powerlimitations, and precedence conflicts where the order in whichtests are applied is important. These conflicts must be consideredin order to design a test schedule that can be used in practice. Inparticular, the limitation on the test power consumption isimportant to consider since exceeding the system's power limitmight damage the system. We have implemented a technique tointegrate the wrapper design algorithm with the test schedulingalgorithm, while taking into account all the above constraints.Extensive experiments on the ITC'02 benchmarks show that eventhough we consider a high number of constraints, our techniqueproduces results that are in the range of results produced betechniques where the constraints are not taken intoaccount.

Publishing year

2005

Language

English

Pages

599-611

Publication/Series

Journal of Electronic Testing

Volume

21

Issue

6

Document type

Journal article

Publisher

Springer

Topic

  • Electrical Engineering, Electronic Engineering, Information Engineering

Keywords

  • testing
  • system-on-chip
  • test access mechanism
  • TAM
  • test optimization

Status

Published

ISBN/ISSN/Other

  • ISSN: 0923-8174