The browser you are using is not supported by this website. All versions of Internet Explorer are no longer supported, either by us or Microsoft (read more here: https://www.microsoft.com/en-us/microsoft-365/windows/end-of-ie-support).

Please use a modern browser to fully experience our website, such as the newest versions of Edge, Chrome, Firefox or Safari etc.

Arithmetic Reduction of the Static Power Consumption in Nanoscale CMOS

Author

  • Peter Nilsson

Summary, in English

The power consumption is becoming a major obstacle in future circuit design. Referring to Moore's law, by adding more functionality in an exponential way, we will also increase the total power consumption in the same pace. VLSI design has traditionally been concerning the dynamic power consumption as the limiting factor in low power system design. Today, when the feature sizes are in the nano-meter scale, the static power consumption is becoming a dominating factor. This paper indicates an arithmetic reduction of the static power consumption down to 20 % by using bit-serial arithmetic instead of bit-parallel.

Topic

  • Electrical Engineering, Electronic Engineering, Information Engineering

Conference name

IEEE 13th International Conference on Electronics, Circuits and Systems (ICECS 2006)

Conference date

2006-12-10 - 2006-12-13

Conference place

Nice, France

Status

Published

Research group

  • Elektronikkonstruktion