A configurable divider using digit recurrence

Summary, in English

The division operation is essential in many digital signal processing algorithms. For a hardware implementation, the requirements and constraints on the divider circuit differ significantly with different applications. Therefore, it is not possible to design one divider component having optimal performance and cost for all target applications. Instead, the presented divider has a modular architecture, based on instantiation of small efficient divider sub-blocks. The configuration of the divider architecture is set by a number of parameters controlling wordlength, number of quotient bits, number of clock cycles per operation, and fixed or floating point operation. Digit recurrence algorithms with carry save arithmetic and on-the-fly two's complement output quotient conversion are used to make the sub-blocks small, fast and power efficient, The modularity gives the designer freedom to elaborate different parameters to explore the design space. Two applications using the proposed divider are presented. Furthermore, an example divider circuit has been fabricated and performance measurements are included.

• Author: Anders Berkeman; Viktor Öwall
• Department/s: Department of Electrical and Information Technology
• Publishing year: 2003
• Language: English
• Pages: 333-336
• Publication/Series: Proceedings - IEEE International Symposium on Circuits and Systems
• Volume: 5
• Links: http://dx.doi.org/10.1109/ISCAS.2003.1206272
• Document type: Conference paper
• Publisher: IEEE - Institute of Electrical and Electronics Engineers Inc.
• Topic: Electrical Engineering, Electronic Engineering, Information Engineering
• Keywords: Divider circuits
• Conference name: IEEE International Symposium on Circuits and Systems (ISCAS '03), 2003
• Conference date: 2003-05-25 - 2003-05-28
• Conference place: Bangkok, Thailand
• Status: Published
• ISBN/ISSN/Other: ISSN: 0271-4310; ISSN: 2158-1525