The browser you are using is not supported by this website. All versions of Internet Explorer are no longer supported, either by us or Microsoft (read more here: https://www.microsoft.com/en-us/microsoft-365/windows/end-of-ie-support).

Please use a modern browser to fully experience our website, such as the newest versions of Edge, Chrome, Firefox or Safari etc.

An Integrated System-Level Design for Testability Methodology An Integrated System-Level Design for Testability Methodology

På svenska

Author

Summary, in English

HARDWARE TESTING is commonly used to check whether faults exist in a digital system. Much research has been devoted to the development of advanced hardware testing techniques and methods to support design for testability (DFT). However, most existing DFT methods deal only with testability issues at low abstraction levels, while new modelling and design techniques have been developed for design at high abstraction levels due to the increasing complexity of digital systems.</p><p>The main objective of this thesis is to address test problems faced by the designer at the system level. Considering the testability issues at early design stages can reduce the test problems at lower abstraction levels and lead to the reduction of the total test cost. The objective is achieved by developing several new methods to help the designers to analyze the testability and improve it as well as to perform test scheduling and test access mechanism design.</p><p>The developed methods have been integrated into a systematic methodology for the testing of system-on-chip. The methodology consists of several efficient techniques to support test scheduling, test access mechanism design, test set selection, test parallelization and test resource placement. An optimization strategy has also been developed which minimizes test application time and test access mechanism cost, while considering constraints on tests, power consumption and test resources.</p><p>Several novel approaches to analyzing the testability of a system at behavioral level and register-transfer level have also been developed. Based on the analysis results, difficult-to-test parts of a design are identified and modified by transformations to improve testability of the whole system.</p><p>Extensive experiments, based on benchmark examples and industrial designs, have been carried out to demonstrate the usefulness and efficiency of the proposed methodology and techniques. The experimental results show clearly the advantages of considering testability in the early design stages at the system level.

Publishing year

2000

Language

English

Document type

Dissertation

Publisher

Linköping University Electronic Press

Topic

  • Electrical Engineering, Electronic Engineering, Information Engineering

Keywords

  • Digital systems
  • Test design
  • System-on-chip
  • Hardware
  • Systems

Status

Published

Supervisor

  • Zebo Peng

ISBN/ISSN/Other

  • ISBN: 91-7219-890-7

Defence date

19 December 2000

Defence time

13:15

Defence place

Estraden, Hus E, Campus Valla, Linköpings universitet, Linköping

Opponent

  • [unknown unknown]