The browser you are using is not supported by this website. All versions of Internet Explorer are no longer supported, either by us or Microsoft (read more here: https://www.microsoft.com/en-us/microsoft-365/windows/end-of-ie-support).

Please use a modern browser to fully experience our website, such as the newest versions of Edge, Chrome, Firefox or Safari etc.

Arithmetic and Architectural Design to Reduce Leakage in Nano-Scale Digital Circuits

På svenska

Author

  • Peter Nilsson

Publishing year

2007

Language

English

Pages

372-375

Publication/Series

18:th European Conference on Circuit Design (ECCTD’07)

Document type

Conference paper

Topic

  • Electrical Engineering, Electronic Engineering, Information Engineering

Conference name

18:th European Conference on Circuit Design (ECCTD’07)

Conference date

2007-08-26 - 2007-08-30

Conference place

Seville, Spain

Status

Published

Research group

  • Elektronikkonstruktion