Runtime Voltage/Frequency Scaling for Energy-Aware Streaming Applications
Author
Summary, in English
Power and energy consumption, today essential in all types of systems, can be reduced by scaling the voltage/frequency at runtime and/or powering down idle components.
Efficient management requires not only pertinent decisions, but also early access to workload information, as well as domain specific solutions. This paper focuses on runtime energy management for streaming applications running on multiprocessor platforms with dynamic voltage/frequency (speed) scaling capabilities.
Our energy management occurs at processor level, and employs a number of orthogonal techniques based on hints gathered from load history, buffer pressure and future workload estimates.
The manager operates both through speed adjustments and priorities. A preliminary evaluation based on a high-level simulation of an MPEG-4 SP decoder, shows that a combination of specific and generic techniques is the closest to an ideal energy lower bound.
Efficient management requires not only pertinent decisions, but also early access to workload information, as well as domain specific solutions. This paper focuses on runtime energy management for streaming applications running on multiprocessor platforms with dynamic voltage/frequency (speed) scaling capabilities.
Our energy management occurs at processor level, and employs a number of orthogonal techniques based on hints gathered from load history, buffer pressure and future workload estimates.
The manager operates both through speed adjustments and priorities. A preliminary evaluation based on a high-level simulation of an MPEG-4 SP decoder, shows that a combination of specific and generic techniques is the closest to an ideal energy lower bound.
Department/s
Publishing year
2012
Language
English
Pages
1439-1443
Publication/Series
Proceedings of the Forty Sixth Asilomar Conference on Signals, Systems and Computers (ASILOMAR)
Full text
- Available as PDF - 370 kB
- Download statistics
Document type
Conference paper
Publisher
IEEE - Institute of Electrical and Electronics Engineers Inc.
Topic
- Computer Science
Conference name
46th Annual Asilomar Conference on Signals, Systems, and Computers, 2012
Conference date
2012-11-04 - 2012-11-07
Conference place
Pacific Grove, California, United States
Status
Published
Project
- High Performance Embedded Computing
Research group
- ESDLAB
ISBN/ISSN/Other
- ISSN: 1058-6393
- ISBN: 978-1-4673-5051-8
- ISBN: 978-1-4673-5050-1