The browser you are using is not supported by this website. All versions of Internet Explorer are no longer supported, either by us or Microsoft (read more here: https://www.microsoft.com/en-us/microsoft-365/windows/end-of-ie-support).

Please use a modern browser to fully experience our website, such as the newest versions of Edge, Chrome, Firefox or Safari etc.

A distributed capacitance analysis of co-planar inductors for a CMOS QVCO with varactor tuned buffer stage

På svenska

Author

Summary, in English

A quadrature voltage controlled oscillator (QVCO) topology exhibiting low power consumption and high phase noise performance at low supply voltages is presented. The QVCO buffer includes varactors to maximize the output voltage and minimize the current consumption. Microstrip theory and the principle of conservation of energy have been used to evaluate the distributed capacitances of symmetrical inductors to better predict the resonance frequency. The QVCO is implemented in a 0.25 mum CMOS process from Agere Systems. The total current consumption including the buffer is 5.4 mA at 1.3 V supply, where of the QVCO uses 2.0 mA. The phase noise measures below - 138 dBc/Hz at 3 MHz offset frequency over the 8.9% tuning range 1.715 GHz 1.875 GHz.

Publishing year

2005

Language

English

Pages

7-19

Publication/Series

Analog Integrated Circuits and Signal Processing

Volume

42

Issue

1

Document type

Journal article

Publisher

Springer

Topic

  • Electrical Engineering, Electronic Engineering, Information Engineering

Keywords

  • VCO
  • CMOS
  • microstrip theory
  • capacitances
  • parasitic distributed
  • quadrature oscillator
  • inductor modeling
  • low voltage
  • on-chip
  • inductor

Status

Published

ISBN/ISSN/Other

  • ISSN: 0925-1030