The browser you are using is not supported by this website. All versions of Internet Explorer are no longer supported, either by us or Microsoft (read more here: https://www.microsoft.com/en-us/microsoft-365/windows/end-of-ie-support).

Please use a modern browser to fully experience our website, such as the newest versions of Edge, Chrome, Firefox or Safari etc.

VLSI architecture of the soft-output sphere decoder for MIMO systems

På svenska

Author

  • Zhan Guo
  • Peter Nilsson

Summary, in English

Sphere decoders can approach the performance of maximum-likelihood (ML) decoders for MIMO systems with lower complexity. In this paper, VLSI architecture of the modified K-best Schnorr-Euchner (MKSE) sphere decoder is proposed for soft-output MIMO decoding. The MKSE decoder can achieve near-ML performance with higher decoding throughput and lower computational complexity. The proposed VLSI architecture is implemented for a 4 /spl times/ 4 16-QAM MIMO system in a 0.13-/spl mu/m CMOS technology. The implemented soft-output MKSE chip can achieve a decoding throughput of more than 100 Mb/s with a 0.56 mm/sup 2/ core area and 97 K gates.

Publishing year

2005

Language

English

Pages

1195-1198

Publication/Series

48th Midwest Symposium on Circuits and Systems, 2005.

Volume

2

Document type

Conference paper

Topic

  • Electrical Engineering, Electronic Engineering, Information Engineering

Keywords

  • quadrature amplitude modulation
  • maximum likelihood decoding
  • MIMO systems
  • VLSI

Conference name

48th IEEE International Midwest Symposium on Circuits and Systems MWSCAS

Conference date

2005-10-07 - 2005-10-10

Conference place

Cincinnati, Ohio, United States

Status

Published

Research group

  • Elektronikkonstruktion

ISBN/ISSN/Other

  • ISBN: 0-7803-9197-7