The browser you are using is not supported by this website. All versions of Internet Explorer are no longer supported, either by us or Microsoft (read more here: https://www.microsoft.com/en-us/microsoft-365/windows/end-of-ie-support).

Please use a modern browser to fully experience our website, such as the newest versions of Edge, Chrome, Firefox or Safari etc.

Silicon realization of an OFDM synchronization algorithm

På svenska

Author

  • Stefan Johansson
  • Daniel Landström
  • Peter Nilsson

Summary, in English

n this paper a hardware architecture for an OFDM synchronizer is presented. The proposed synchronization unit can be used in any OFDM system that uses a cyclic prefix. The algorithm is based on the correlation introduced by the cyclic prefix, which is exploited in the time domain where both time and frequency offset are estimated simultaneously. The synchronization unit also performs frequency correction, which means that no feedback to the analog parts is necessary. Although the algorithm is too complex to be implemented on today's most powerful standard DSP, a hardware architecture that is optimized for the algorithm can be implemented with moderate complexity. The unit contains 32 kbit RAM and 5000 gates and the sample rate is 25 Msamples/s

Publishing year

1999

Language

English

Pages

319-322

Publication/Series

The 6th IEEE International Conference on Electronics, Circuits and Systems, Proceedings of ICECS '99.

Volume

1

Document type

Conference paper

Publisher

IEEE - Institute of Electrical and Electronics Engineers Inc.

Topic

  • Electrical Engineering, Electronic Engineering, Information Engineering

Conference name

IEEE 6th International Conference on Electronics, Circuits and Systems (ICECS’99)

Conference date

1999-09-05 - 1999-09-08

Conference place

Pafos, Cyprus

Status

Published

Research group

  • Elektronikkonstruktion

ISBN/ISSN/Other

  • ISBN: 0-7803-5682-9