The browser you are using is not supported by this website. All versions of Internet Explorer are no longer supported, either by us or Microsoft (read more here: https://www.microsoft.com/en-us/microsoft-365/windows/end-of-ie-support).

Please use a modern browser to fully experience our website, such as the newest versions of Edge, Chrome, Firefox or Safari etc.

A 2.45GHz, 50uW wake-up receiver front-end with -88dBm sensitivity and 250kbps data rate

Author

Summary, in English

This paper presents a 2.45 GHz wake-up receiver front-end intended for use in sensor networks, and is designed to receive data modulated with on-off-keying. Manufactured in 65 nm CMOS it employs an uncertain IF structure with three phase passive mixer and high gain amplifier chain. With the modulation frequency response tailored to the detector behaviour, it achieves a sensitivity of -88 dBm at BER of 10e-3 with a

data rate of 250kbps. Operating on a 0.75V supply it has a power consumption of just 50uW. It provides a 50Ohm input match completely on-chip using a compact inductor and has an active area of just 0.07mm2.

Publishing year

2014

Language

English

Pages

235-238

Publication/Series

[Host publication title missing]

Document type

Conference paper

Publisher

IEEE - Institute of Electrical and Electronics Engineers Inc.

Topic

  • Electrical Engineering, Electronic Engineering, Information Engineering

Conference name

European Solid State Circuits Conference (ESSCIRC), 2014

Conference date

2014-09-22 - 2014-09-26

Conference place

Venice, Italy

Status

Published

Project

  • EIT_UPD Wireless Communication for Ultra Portable Devices

Research group

  • Analog RF

ISBN/ISSN/Other

  • ISSN: 1930-8833
  • ISBN: 978-1-4799-5694-4