The browser you are using is not supported by this website. All versions of Internet Explorer are no longer supported, either by us or Microsoft (read more here: https://www.microsoft.com/en-us/microsoft-365/windows/end-of-ie-support).

Please use a modern browser to fully experience our website, such as the newest versions of Edge, Chrome, Firefox or Safari etc.

A low-complexity method for distributed clocking on digital ASICs

På svenska

Author

  • Thomas Olsson
  • Peter Nilsson

Summary, in English

A low-complexity method using synchronous wrappers is proposed to simplify communication between modules using unsynchronized clocks. To test the method, it is implemented together with a divider and an FFT co-processor. The divider with synchronous wrapper and local clock generator, delivering a 500 MHz clock, is synthesized and verified using post-synthesis simulations for a 0.18 μm 1.8 V CMOS technology. A complete description of the wrapper in synthesizable VHDL-code including local a local clock generator makes the method portable between technologies

Publishing year

2004

Language

English

Pages

344-347

Publication/Series

Proceedings of 2004 IEEE Asia-Pacific Conference on Advanced System Integrated Circuits (IEEE Cat. No.04EX909)

Document type

Conference paper

Publisher

IEEE - Institute of Electrical and Electronics Engineers Inc.

Topic

  • Electrical Engineering, Electronic Engineering, Information Engineering

Keywords

  • local clock generator
  • divider
  • FFT coprocessor
  • unsynchronized clocks
  • digital ASIC
  • synchronous wrappers
  • distributed clocking
  • low-complexity method
  • CMOS technology
  • post-synthesis simulation
  • VHDL-code
  • large SoC
  • 1.8 V

Conference name

Proceedings of 2004 IEEE Asia-Pacific Conference on Advanced System Integrated Circuits

Conference date

2004-08-04 - 2004-08-05

Conference place

Fukuoka, Japan

Status

Published

Research group

  • Elektronikkonstruktion

ISBN/ISSN/Other

  • ISBN: 0-7803-8637-X