The browser you are using is not supported by this website. All versions of Internet Explorer are no longer supported, either by us or Microsoft (read more here: https://www.microsoft.com/en-us/microsoft-365/windows/end-of-ie-support).

Please use a modern browser to fully experience our website, such as the newest versions of Edge, Chrome, Firefox or Safari etc.

A 1-1 MASH 2-D Vernier Time-to-Digital Converter with 2nd-order noise shaping

Author

Summary, in English

We use a 2-dimensional (2-D) Vernier gated-ring-oscillator (GRO) time-to-digital-converter (TDC) in a cascade structure (MASH), so that a larger raw quantization step can be allowed without sacrificing the final resolution performance. The 2-D approach effectively reduces the latency time under a large input, while the MASH structure provides a 2nd-order noise shaping that produces a lower in-band quantization noise than in a single-stage GRO TDC. The TDC is simulated in a 65nm CMOS process. With the oversampling ratio (OSR) of 20, an equivalent TDC resolution of 2.48ps is achieved under the raw (Vernier) resolution of 56ps. The latency is less than 1/10 of a Vernier TDC’s for a 3ns input signal.

Publishing year

2014

Language

English

Pages

1324-1327

Publication/Series

[Host publication title missing]

Document type

Conference paper

Publisher

IEEE - Institute of Electrical and Electronics Engineers Inc.

Topic

  • Electrical Engineering, Electronic Engineering, Information Engineering

Keywords

  • GRO
  • Vernier
  • TDC
  • 2-D
  • MASH

Conference name

IEEE International Symposium on Circuits and Systems (ISCAS), 2014

Conference date

2014-06-01 - 2014-06-05

Conference place

Melbourne, Australia

Status

Published

ISBN/ISSN/Other

  • ISSN: 2158-1525
  • ISSN: 0271-4310
  • ISBN: 978-1-4799-3431-7