The browser you are using is not supported by this website. All versions of Internet Explorer are no longer supported, either by us or Microsoft (read more here: https://www.microsoft.com/en-us/microsoft-365/windows/end-of-ie-support).

Please use a modern browser to fully experience our website, such as the newest versions of Edge, Chrome, Firefox or Safari etc.

Data assignment and access scheduling exploration for multi-layer memory architectures

På svenska

Author

  • Radoslaw Szymanek
  • Francky Catthoor
  • Krzysztof Kuchcinski

Summary, in English

This paper presents an exploration framework which performs data assignment and access scheduling exploration for applications given a multilayer memory architecture. Our framework uses multiobjective criteria during exploration, such as application execution time, energy, bandwidth, and data size. In order to tackle the complexity of the exploration, it is divided into three phases; Pareto diagram composition, data assignment, and access scheduling. The first phase produces multidimensional Pareto points for our application. After this phase, our framework produces distinct data assignments which are represented as Pareto points in a two dimensional space defined by bandwidth requirements and size requirements. Finally, the scheduling phase finds possibly optimal order of the tasks and performs precise scheduling of the tasks. Three feedbacks paths are present which can be used to iteratively improve exploration results. It is possible to trade off the quality of the results and the algorithm runtime. We have evaluated our framework on a medical image processing application. We have shown that our algorithms can perform exploration of the huge design space in an iterative manner and obtains good Pareto diagram coverage.

Publishing year

2004

Language

English

Pages

61-66

Publication/Series

Proceedings of the 2004 2nd Workshop on Embedded Systems for Real-Time Multimedia

Document type

Conference paper

Publisher

IEEE - Institute of Electrical and Electronics Engineers Inc.

Topic

  • Computer Science

Keywords

  • Data access ordering
  • Data ssignment
  • Multi-layer memory architectures
  • Pareto-optimal diagram

Conference name

Proceedings of the 2004 2nd Workshop on Embedded Systems for Real-Time Multimedia

Conference date

2004-09-06 - 2004-09-07

Conference place

Stockholm, Sweden

Status

Published

ISBN/ISSN/Other

  • ISBN: 0780386310