Test Planning for 3D Stacked ICs with Through-Silicon Vias
Author
Publishing year
2011
Language
English
Full text
- Available as PDF - 369 kB
- Download statistics
Document type
Conference paper
Topic
- Electrical Engineering, Electronic Engineering, Information Engineering
Conference name
Second IEEE International Workshop on Testing Three-Dimensional Stacked Integrated Circuits
Conference date
2011-09-22 - 2011-09-23
Conference place
Anaheim, CA, United States
Status
Published
Research group
- Digital ASIC