The browser you are using is not supported by this website. All versions of Internet Explorer are no longer supported, either by us or Microsoft (read more here: https://www.microsoft.com/en-us/microsoft-365/windows/end-of-ie-support).

Please use a modern browser to fully experience our website, such as the newest versions of Edge, Chrome, Firefox or Safari etc.

A wide band fractional-N digital PLL with a noise shaping 2-D time to digital converter for LTE-A applications

På svenska

Author

Summary, in English

A wide band fractional-N digital PLL which uses a high resolution 2-dimension gated-Vernier time-to-digital converter (TDC) with 5.2 ps resolution is presented. The quantization noise shaping of the TDC greatly improves the in-band phase noise. While, in the same time, the 2-dimension structure makes the digital PLL (DPLL) be able to process large phase errors almost without the influence of latency time. Combined with a high figure-of-merit (FOM) class-D digitally controlled oscillator (DCO) and digital ΣΔ quantization noise cancellation based least mean square (LMS) algorithm, the DPLL achieves -110dBc/Hz and -140dBc/Hz for in-band and 10 MHz-offset phase noise, respectively, with carrier frequency of 3.5 GHz and 1 MHz bandwidth. The digital PLL is simulated in a 65 nm CMOS process, consuming 11.2 mW from a 1.0 V supply.

Publishing year

2016-11

Language

English

Pages

337-345

Publication/Series

Analog Integrated Circuits and Signal Processing

Volume

89

Issue

2

Document type

Journal article

Publisher

Springer

Topic

  • Signal Processing

Keywords

  • 2-dimension
  • Cancellation
  • Class-D
  • DPLL
  • Gated
  • LMS
  • Noise shaping
  • Quantization noise
  • TDC
  • Vernier

Status

Published

ISBN/ISSN/Other

  • ISSN: 0925-1030